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I. INTRODUCTION
Since in built-in self-test (BIST), test patterns are generated and applied to the circuit-undertest (CUT) by on-chip hardware, minimizing hardware overhead is a major concern of BIST implementation. Unlike stored pattern BIST, which requires high hardware overhead due to memory devices required to store precomputed test patterns, pseudorandom BIST, where test patterns are generated by pseudorandom pattern generators such as linear feedback shift registers (LFSRs) and cellular automata (CA), requires very little hardware overhead. However, achieving high fault coverage for CUTs that contain many random pattern resistant faults 
II. 3-WEIGHT WRBIST

A. Generator
In this paper, we assume that the sequential CUT has primary and state inputs, and employs full-scan. Even though the proposed BIST TPG is applicable to scan designs with multiple scan chains, we assume that all primary and state inputs are driven by a single scan chain unless stated otherwise (application to multiple scan chains is discussed separately in Section V) only for clarity and convenience of illustration. A test cube is a test pattern that has unspecified inputs. The detection probability of a fault is defined as the probability that a randomly generated test pattern detects the fault (weight sets). 
A. LT-RTPG
The LT-RTPG proposed in [23] reduces It has been observed that many faults that escape random patterns are highly correlated with each other and can be detected by continuously complementing values of a few inputs from a parent test vector. This observation is exploited in [26] [27], [31] , and [32] to improve fault coverage for circuits that have large numbers of RPRFs. We have also observed that tests for faults that escape LT-RTPG test sequences share many common input assignments. This implies that RPRFs that escape LT-RTPG test sequences can be effectively detected by fixing selected inputs to binary values specified in deterministic test cubes for these RPRFs and applying random patterns to the rest of inputs. This technique is used in the 3-weight WRBIST to achieve high fault coverage for random pattern resistant circuits. In this paper we demonstrate that augmenting the LT-RTPG with the serialfixing 3-weight WRBIST proposed in [27] can attain high fault coverage without excessive switching activity or large area overhead even for circuits that have large numbers of RPRFs. Table I 
VI. EXPERIMENTAL RESULTS
